Fault-Tolerant Architecture for Reliable Integrated Gate Drivers
نویسندگان
چکیده
منابع مشابه
A Hybrid Fault-Tolerant Architecture for Highly Reliable Processing Cores
Increasing vulnerability of transistors and interconnects due to scaling is continuously challenging the reliability of future microprocessors. Lifetime reliability is gaining attention over performance as a design factor even for lower-end commodity applications. In this work we present a low-power hybrid fault tolerant architecture for reliability improvement of pipelined microprocessors by p...
متن کاملA Fault Tolerant Threshold Logic Gate Design
Threshold Logic gate is used as design abstraction for most nano devices and perceived as an alternate emerging technology to CMOS implementation. It is vulnerable to manufacturing inaccuracies that alter weight values which inadvertently affect the functionality of the gate. Hence fault tolerance should be taken in to consideration during the design of threshold logic gates to tolerate manufac...
متن کاملA Fault-tolerant Architecture for Automotive Applications
Introduction One of the current trends in the automotive industry is the development of full-authority drive-by-wire (also known as X-by-Wire) systems and their future integration into vehicles [1]. These systems follow the same principles as fly-by-wire systems that are already successfully used in modern aircraft. They integrate functions like steering and braking into a distributed real-time...
متن کاملReliable Fault-Tolerant Multi-bus Scheduling Algorithm
In this paper, we propose a fault-tolerant scheduling real-time embedded system. This scheduling algorithm is dedicated to multi-bus heterogeneous architectures, which take as input a given system description and a given fault hypothesis. It is based on a data fragmentation and passive redundancy, which allow fast fault detection/retransmission and efficient use of buses. This scheduling approa...
متن کاملA Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems
This paper proposes a novel reversible logic gate, NFT. It is a parity preserving reversible logic gate, that is, the parity of the outputs matches that of the inputs. We demonstrate that the NFT gate can implement all Boolean functions. It renders a wide class of circuit faults readily detectable at the circuit’s outputs. The proposed parity preserving reversible gate, allows any fault that af...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of the Electron Devices Society
سال: 2019
ISSN: 2168-6734
DOI: 10.1109/jeds.2019.2943542